

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) | [Publications/Services](#) | [Standards](#) | [Conferences](#) | [Careers/Jobs](#)**IEEE Xplore**
RELEASE 1.4Welcome
United States Patent and Trademark[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#) | [Quick Links](#)

Welcome to IEEE Xplore

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

 [Print Format](#)Your search matched **1** of **928684** documents.

A maximum of **1** results are displayed, **25** to a page, sorted by **Relevance** in **descending** order. You may refine your search by editing the current search expression or entering a new one then click **Search Again**.

phase locked loop and phase frequency detector and D flip flop

[Search Again](#)**Results:**Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD**

1 A high speed and low power phase-frequency detector and charge-Won-Hyo Lee; Jun-Dong Cho; Sung-Dae Lee;
Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia Pacific, 18-21 Jan 1999
Page(s): 269 -272 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(260 KB\)\]](#) **IEEE CNF**

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2002 IEEE — All rights reserved

EAST [firsttime.wsp:1]

File View Edit Tools Window Help

Pending
Active
L1: (32730) phase adj locked adj loop
L2: (1) 1 and synchronous adj triggered
L3: (677) 1 and (phase adj frequency adj detector)
L4: (65) 3 and d adj flip adj flop
Failed
(0) 4 and OR adj gate
Saved
(134) (330/11).CCLS.
(788) (330/51).CCLS.
(788) (330/51).CCLS.
(286) (327/327).CCLS.

USPAT; US-PGPUB; EPQ; JPO; DERWENT; IBM; TDB
Default operator: OR
Plurals
Highlight all hit terms initially
3 and d adj flip adj flop

BRG f... IS&R... Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current DR	Current XRef
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20030038681 A1	20030227	41	System and method of digital tuning a voltage controlled oscillator	331/1A	
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20030038661 A1	20030227	8	Apparatus to decrease the spurs level in a phase-locked loop	327/157	
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20030001681 A1	20030102	19	Method and device for improving efficiency of frequency synthesizer	331/18	
4	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20020135400 A1	20020926	11	Digital frequency comparator	327/40	
5	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20020118006 A1	20020829	40	Phase frequency detector	324/76.53	
6	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20020114416 A1	20020822	41	Phase alignment of data to clock	375/373	
7	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20020109553 A1	20020815	41	Voltage controlled oscillator	331/36C	
8	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20020109552 A1	20020815	40	System and method of tuning a voltage controlled oscillator	331/36C	
9	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20020109527 A1	20020815	40	High-speed output driver	326/83	

Hit Details HTML

Ready

NUM